mirror of
https://github.com/dense-analysis/ale.git
synced 2026-01-01 17:13:30 +08:00
Add VHDL Support & Newer Verilog Linters (#2229)
* Added VHDL file support with ghdl compiler * Update ghdl.vim * Create vcom.vim * Create xvhdl.vim * Update xvlog.vim * Added documentation for VHDL & Verilog linters * Added tests to VHDL & Verilog linters
This commit is contained in:
24
test/handler/test_xvhdl_handler.vader
Normal file
24
test/handler/test_xvhdl_handler.vader
Normal file
@@ -0,0 +1,24 @@
|
||||
Before:
|
||||
runtime ale_linters/vhdl/xvhdl.vim
|
||||
|
||||
After:
|
||||
call ale#linter#Reset()
|
||||
|
||||
Execute(The xvhdl handler should parse lines correctly):
|
||||
AssertEqual
|
||||
\ [
|
||||
\ {
|
||||
\ 'lnum': 17,
|
||||
\ 'type': 'E',
|
||||
\ 'text': '[VRFC 10-91] aresetn is not declared '
|
||||
\ },
|
||||
\ {
|
||||
\ 'lnum': 128,
|
||||
\ 'type': 'E',
|
||||
\ 'text': '[VRFC 10-91] m_axis_tx_tdata is not declared '
|
||||
\ },
|
||||
\ ],
|
||||
\ ale_linters#vhdl#xvhdl#Handle(bufnr(''), [
|
||||
\ 'ERROR: [VRFC 10-91] aresetn is not declared [/path/to/file.vhd:17]',
|
||||
\ 'ERROR: [VRFC 10-91] m_axis_tx_tdata is not declared [/home/user/tx_data.vhd:128]',
|
||||
\ ])
|
||||
Reference in New Issue
Block a user