Add verilator for verilog

This commit is contained in:
mshr-h committed 2016-10-08 21:39:54 +09:00
1 parent edc5cedd8c
commit e59264023a
3 files changed
+52 -2

No files matched your search

+1 -1
View File
@@ -61,7 +61,7 @@ The following languages and tools are supported.
* SCSS: 'sasslint', 'scsslint'
* Scala: 'scalac'
* TypeScript: 'tslint'
* Verilog: 'iverilog'
* Verilog: 'iverilog', 'verilator'
* Vim: 'vint'
* YAML: 'yamllint'