mirror of
https://github.com/dense-analysis/ale.git
synced 2026-08-21 23:26:42 +08:00
* Add iverilog for verilog * Remove extra spacing/blank line * Set column to 1
* Add iverilog for verilog * Remove extra spacing/blank line * Set column to 1